Aiming to fully exploit the computing power of all CPUs and all graphics processing units (GPUs) on hybrid CPU-GPU systems to solve dense linear algebra problems, we design a class of heterogeneous tile algorithms to maximize the degree of parallelism, to minimize the communication volume, and to accommodate the heterogeneity between CPUs and GPUs. The new heterogeneous tile algorithms are executed upon our decentralized dynamic scheduling runtime system, which schedules a task graph dynamically and transfers data between compute nodes automatically. The runtime system uses a new distributed task assignment protocol to solve data dependencies between tasks without any coordination between processing units. By overlapping computation and communication through dynamic scheduling, we are able to attain scalable performance for the double-precision Cholesky factorization and QR factorization. Our approach demonstrates a performance comparable to Intel MKL on shared-memory multicore systems and better performance than both vendor (e.g., Intel MKL) and open source libraries (e.g., StarPU) in the following three environments: heterogeneous clusters with GPUs, conventional clusters without GPUs, and shared-memory systems with multiple GPUs.
INTRODUCTION
This paper expands our previous work [1] published in the 24th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA 2012) , with a number of major additions listed as follows: a new discussion on graphics processing unit (GPU) task sizes, a new section to introduce heterogeneous algorithms, new pseudocode for CUDA communication, the first complete description of our distributed protocol, two new experiments on shared-memory manycore systems and on the newer distributed Nvidia Kepler K20 GPUs, and a new analysis of the reasons for our software system's high efficiency such as effect of virtual tiles and effect of dynamic task graph scheduling.
Over the last few years, the computational performance, ease of programming, cost per flops, and power efficiency on GPUs have improved steadily [2] [3] [4] [5] . Hence, it becomes more appealing and more common to attach multiple GPUs to a multicore host system to deliver the highest performance possible. However, there is little software that can take advantage of large-scale heterogeneous systems efficiently, especially utilizing all CPU cores and all GPUs.
In the same way as multicore CPUs affect new software design [6] [7] [8] [9] , we must rethink our software design for the heterogeneous multicore and multi-GPU architectures. Because many common ratio rises by˛, the device memory on a GPU must increase by˛2 in order to keep the system balanced for matrix computations (a system is 'balanced' if the computation time is equal to the IO time on the system). Hence, we place greater emphasis on minimizing communication overhead in our design. On the other hand, because GPUs are optimized for throughput [2] , GPUs expect a larger task size than CPUs to attain high performance. We perform experiments with concurrent GPU kernels to test whether we can decrease the task size on GPUs.
Reasons to use a static data distribution
We first attempted to implement a dynamic scheduling runtime system, where all the CPU cores and GPUs share a global ready task queue, and each GPU owns a software cache on its device memory. All the data in the GPUs' software caches are backed up by the main memory on the host. Whenever a GPU reads a block of data from the host, it stores the data to its software cache. We have used two cache writing policies: write through and write back. To achieve the best performance, our software cache size is configured as large as the input matrix size to eliminate the capacity cache misses (now, only compulsory and coherence misses are left). Figure 1 shows our experiments with Cholesky factorization (in double precision) on a single node of the Keeneland system using 12 CPU cores and 3 Nvidia Fermi GPUs. In the figure, we compare our attempted software cache dynamic runtime system, the general-purpose dynamic scheduling system of StarPU [20] , and our new GPU framework (we refer to it as distributed GPUs framework) based on a static data distribution. By changing from the write-through policy to the write-back policy, we can improve the program performance greatly because of the reduced communication. StarPU consists of profiling, performance modeling, and different scheduling policies to achieve load balancing and reduce data transfers. However, because our static data distribution method can guarantee a near lower-bound communication cost and has less runtime overhead, it is faster than StarPU by up to 250% for small to relatively large matrix sizes. This inspired us to use a static data distribution strategy. Here, we emphasize that our framework is more domain specific (in particular, for matrix problems), while StarPU is more generic and can support various domains.
Reasons to create large tasks on graphics processing units
There are two possible ways to obtain maximum performance on GPUs: sending a sufficiently large task to GPU or sending many small-size tasks to GPU and executing them concurrently on different streaming multiprocessors. Also, we consider three ways to design algorithms to utilize both CPUs and GPUs: (i) algorithms that generate tasks of uniform size that is large and suitable for GPUs (e.g., N > 1000), (ii) algorithms that generate tasks of uniform size that is small and suitable for CPU cores (e.g., N D 200), or (iii) algorithms that generate two types of tasks: small tasks suitable for CPU cores and large tasks suitable for GPUs. We did not use the first option because feeding a matrix of size N > 1000 to a single CPU core is much slower than dividing it into submatrices and computing them in parallel by multiple cores. One could use several CPUs to solve large tasks in a fork-join manner, but it will induce additional synchronization overhead and more CPU idle time [7] [8] [9] .
With the technique of concurrent GPU kernel execution, it seems feasible to design algorithms that only have small tasks. A host program can create GPU streams to launch many small tasks on a GPU and execute them in parallel. However, the performance of concurrent kernel execution is not as good as the performance of computing a large task. Figure 2 shows our experiment with concurrent kernel execution for matrix multiplications (i.e., cublasDgemm) on an Nvidia Fermi GPU. As shown in Figure 2 , for every kernel input size, we launch k concurrent matrix multiplication kernels (1 6 k 6 16) on the GPU and measure the execution time to complete all the k kernels. From the experiment, we can make the following observations:
The concurrent kernel execution may improve performance significantly only when N is small. For instance, when N D 64, the speed up is 16 by using 16 concurrent kernels. However, the speedup decreases to twice when N D 320. When N > 960, the maximum speed up is merely 10%. # C o n c u r r e n t k e r n e ls Gflops Figure 2 . Concurrent kernel execution of double-precision matrix multiplications on an Nvidia Fermi graphics processing unit.
If N 6 512, the best performance is just 235 Gflops no matter how many concurrent kernels are used. When N > 1088, even with a concurrency level of 1, the Nvidia Fermi GPU achieves 95% of the maximum performance (i.e., 302 Gflops).
Considering the fact that a single large task can deliver 22% higher performance than a number of concurrent small tasks, we choose the third option that generates small and large tasks for CPUs and GPUs, respectively.
HETEROGENEOUS TILE ALGORITHMS
Our previous work has designed and applied heterogeneous tile algorithms to shared-memory systems [21] . Here, we use Cholesky factorization as an example to describe the algorithms briefly.
An example of heterogeneous tile Cholesky factorization
As shown in Figure 3 , we factorize a matrix of 3 3 top-level large tiles, each of which is divided into one small and one large rectangular tiles. The factorization goes through six iterations, where the kth iteration works on a trailing submatrix that starts from the kth tile column. Because all iterations apply the same operations to A's trailing submatrices recursively, the figure just shows the operations of the first iteration.
We also list the computational kernels used in Figure 3 as follows:
A tk1 is of n n, and 
A simple multilevel block cyclic data distribution
We design a simple multilevel partitioning scheme to create small and large tiles to work with the previous heterogeneous tile algorithms. The distribution scheme works as follows:
At the top level, we divide a matrix into a set of p p large square tiles of size B B.
At the middle level, we distribute the p p large tiles to a process grid with P r rows and P c columns using a 2-D block cyclic method, where each node has a single process. At the bottom level (i.e., within each node), we vertically cut every tile of size B B on the local node into a number of s small tiles of size B b and a remaining large tile of size B .B s b/. We always allocate the small tiles to all CPUs on the host, meanwhile allocate the remaining tiles to GPUs using a 1-D or 2-D block cyclic method. So far, we use a 1-D method because of the small number of GPUs (e.g., at most four) on each compute node. Figure 4 illustrates how to use the simple multilevel 2-D block cyclic method to distribute a matrix of 6 6 large square tiles to a 2 2 process grid (i.e., P 1 , P 2 , P 3 , P 4 ). Suppose each process runs on a compute node with three GPUs installed (i.e., G1, G2, G3). First, the 6 6 large tiles are allocated to four processes so that each process has 3 3 local large tiles (e.g., P 1 has 3 3 local tiles as shown on the right hand side of the figure). Second, each process assigns its 3 3 local large tiles to its three GPUs using a 1-D column-wise distribution. Third, again on each process, we cut an appropriate slice from every GPU tile and assign it to the host. In our implementation of the Cholesky and QR factorizations, we use an auto-tuning method to determine the size of the slice on the basis of the performance of computational kernels on CPU cores and GPUs. 4 . BASIC IDEA OF OUR DISTRIBUTED RUNTIME SYSTEM Given a cluster with P nodes, we launch one MPI process per node, each of which executes an instance of the runtime system. We assume an input matrix is stored in a hybrid tile data layout that uses two different tile sizes. The tiles are distributed to the host and GPUs across different compute nodes using the simple multilevel block cyclic data distribution method.
Not only do we distribute data to hosts and GPUs on different nodes statically but also we distribute tasks to hosts and GPUs statically. We require that the location of a task be the same as the location of the task's output. Our task allocation is static, but we schedule tasks dynamically within a host or GPU in order to reduce synchronization points and to overlap computation with communication.
Our runtime system follows the dataflow programming model and is essentially data-availability driven. When a parent task completes, it triggers its child tasks immediately. The runtime system is able to identify data dependencies between tasks and unroll a DAG dynamically. Note that a DAG has never been created and stored explicitly in our runtime system. A parallel program starts with an entry task and finishes with an exit task of the DAG, respectively.
Each runtime system instance is multithreaded. It creates five types of threads: a task generation thread, a set of CPU compute threads for CPU cores, a set of GPU management threads for GPUs, an internode MPI communication thread, and an intranode CUDA communication thread. The task generation thread creates tasks (similar to issuing instructions) and drives the execution of a parallel program. All the task generation threads on all compute nodes execute the same sequential code independently and create task instances for the program without any communication. They also execute a distributed task assignment protocol. On the basis of the common knowledge of the static multilevel distribution, it can decide by itself which task it should execute and where the task's children are located. Because a task's input and output may belong to different nodes, the protocol also guarantees that a certain node generates the input instance, and another node generates the output instance in a coordinated manner. The runtime system later links the input and output task instances together such that the completion of a parent task triggers its child tasks (Section 6 will introduce the protocol in details).
THE IMPLEMENTATION
This section introduces the implementation of the compact runtime system. As shown in Figure 5 , the runtime system consists of seven components:
Task window: a fixed-size task queue that stores all the generated but unfinished tasks. Ready task queues: lists of ready tasks. Task generation thread: a single thread that executes a serial program and generates new tasks. CPU compute threads: there is a CPU compute thread running on a CPU core. GPU management (or compute) threads: there is a GPU management thread for each GPU. MPI communication thread: a single thread that transfers data between different nodes. CUDA communication thread: a single thread that transfers data among the host and multiple GPUs within the same node using cudaMemcpyAsync.
Task queues
A task window stores tasks in a single-linked list. Each task consists of the information of a task's input and output. The task window also keeps the original sequential order between the tasks of a serial program. On the basis of each task's input and output, when a task is finished, the runtime Figure 5 . Architecture of the distributed graphics processing unit (GPU) runtime on each node. system scans the list to search for those tasks that are waiting for the output. However, a single global task list is often long and can result in severe contention between threads.
For a better performance, we use 2-D task lists to realize the task window. As shown in Figure 6 , each tile of a matrix has its own task list. If an input or output of a task is tile [I, J], the runtime system will add a 'delegate' instance of the task to tile [I, J]'s task list to represent the task.
When a matrix is distributed to different compute nodes, we partition the 2-D task lists into different nodes according to the location of the tiles. That is, if tile [I, J] is allocated to node P, tile [I, J]'s task list is also assigned to node P.
A ready task queue stores 'ready-to-go' tasks whose inputs are all available. The CPU cores share the same ready task queue, but each GPU has a private ready task queue. If a ready task modifies a tile that belongs to a host or a GPU, it is added to the host or GPU's private ready task queue. Work stealing between host and different GPUs is not implemented in order to avoid unnecessary data transfers and to increase data reuse. In addition, a ready task in our implementation is simply a pointer pointing to a task stored in the task window.
Solving data dependencies.
A tile's task list maintains the serial semantic order between tasks that read or write the tile. Whenever two tasks access the same tile and one of them is write, the runtime system detects a data dependency and stalls the successor till the predecessor is finished. Here, we only consider the true dependency read-after-write and use the renaming to avoid the write-after-read and write-after-write dependencies. Figure 7 shows an example of a task list that is attached to tile A[i, j], where tasks 1-3 are waiting for the completion of task 0 to proceed.
There are only two operations to access a task list: FIRE and APPEND. After a task completes and modifies its output tile [i, j], the FIRE operation searches [i, j]'s task list for the tasks that want to read [i, j]. The runtime system scans the task list from the position of the completed task to the end of the list to find which tasks are waiting for [i, j]. The scanning process will exit when confronting the first task that writes to [i, j] . We denote the set of tasks that are located between the completed task and the exit point as S . If a task is in S and one of its inputs is tile [i, j], the FIRE operation marks that input as 'ready'. When all the inputs of a task become ready, the runtime system stores the task to a ready task queue. The APPEND operation is performed by the task generation thread. Whenever a new task is generated, the task generation thread invokes APPEND to add the new task to the task window.
Task generation thread and APPEND operation.
The task generation thread on each node (or each runtime system) executes a serial program and generates new tasks. After generating a new task, the generation thread inspects every input and output of the task. If the input (or output) is allocated to the same node as where the task generation thread resides, the thread creates an input (or output) task instance. Note that it can generate multiple task instances if a task has multiple inputs.
Given an output task instance that writes to tile [i, j], APPEND puts the output task instance to the end of [i, j]'s task list directly. If it is an input task instance that reads tile [i, j], before actually appending it, APPEND scans the task list from the head to check if there exists a task that writes to tile [i, j] . If none of the previous tasks writes to [i, j] , the status of the input instance is marked as ready. Otherwise, it is marked as 'unready'.
Compute threads
A CPU core can execute either a CPU compute thread or a GPU compute thread. Whenever a CPU compute thread becomes idle, it picks up a ready task from the host's ready task queue and executes it by itself. After finishing the task, the thread invokes the FIRE operation to determine which tasks are the children of the finished task and moves them to a ready task queue if possible.
Each GPU corresponds to a GPU compute thread. A GPU compute thread is essentially a GPU management thread, which is running on the host but can start GPU kernels quickly. For convenience, we think of the GPU management thread as a powerful compute thread. If a node has g GPUs and n CPU cores, our runtime system launches g GPU compute threads to represent (or manage) the g GPUs and (n-g-2) CPU compute threads to represent the remaining CPU cores. The remaining number of cores is not equal to (n-g) because we use one core for MPI communication and another core for CUDA memcpy.
Communication threads
There are two types of communications on heterogeneous clusters: communication between nodes and communication within a node. On each node, we create a thread to perform MPI operations to transfer data between nodes and another thread to copy memories among the host and different GPUs on the same node.
The technique of GPUDirect V2.0 can support direct memory copies between GPUs on the same node. It can also send or receive GPU buffers on different nodes directly if an MPI library has the special support for GPUDirect. To make our runtime system more portable, we choose to move data from GPU to host on the source node first, then send it to a destination node. After the destination node receives the data, it copies the data from its host to one (or more) of its GPUs.
An MPI communication thread is running on a dedicated CPU core. It calls nonblocking MPI point-to-point operations to send and receive messages. At the beginning, the thread posts an MPI_Irecv operation and an MPI_Isend operation. Next, it checks if the pending receive or send operation has finished with busy polling. When an operation is finished, the thread posts a new operation to replace the finished one so that there are always two operations (one receive and one send) ongoing at the same time. Figure 8 shows the pseudocode to implement the MPI communication thread. In the code, wait4send and wait4recv indicate if there exists a pending send or receive operation. The flag is_done is a global variable that shows whether the computation is completed or not.
A CUDA communication thread also uses a dedicated CPU core. If there is no GPU, we do not create the CUDA communication thread. Each GPU has two mail boxes: out_mbox and in_mbox. The messages stored in the out_mbox are intended from the GPU to other devices, and the messages in the in_mbox are intended from other devices to the GPU. We create two streams for each GPU: one for outgoing traffic and the other for incoming traffic. Similar to the MPI communication thread, the CUDA communication thread tries to start one incoming memory copy and one outgoing memory copy for each GPU simultaneously. If there are a number of g GPUs, there will be 2g cudaMemcpyAsync operations happening concurrently, where each GPU owns two operations. Figure 9 shows the pseudocode to implement the CUDA communication thread. In the code, wait4send and wait4recv are two bitsets, where the ith bit denotes the status of the ith GPU.The function select_GPU_streams tests in which streams the asynchronous cudaMemcpy operations have finished.
Data management
Each of the host and GPUs employs an indirect data structure to store a subset of a matrix. Given a matrix with p tile rows and q tile columns, the indirect data structure consists of p q pointers each pointing to a tile. We store a GPU's indirect data structure to the host memory, but the pointers in the GPU's indirect structure actually point to GPU device memories. With the indirect data structure, a GPU compute thread can simply look up the data structure and pass correct arguments (i.e., GPU device pointers) to GPU kernels.
Our runtime system can transfer data from a parent task to its children transparently; however, it does not know how long the data should persist in the destination device. We provide programmers with a special function of Release_Tile() to free data. Release_Tile does not free any memory but sets up a marker in the task window. The marker tells the runtime system that the tile will not be needed in the future and it is safe to free the tile whenever possible. When a programmer writes a sequential program, he or she can add Release_Tile() to the program just like calling the ANSI C function free. The task generation thread keeps track of the expected number of visits Given a task with k 1 inputs, all the runtime systems across the cluster will, in total generate k 1 input task instances. The k 1 input instances are partitioned (i.e., nonoverlapping) to different nodes based on the static data distribution. An input instance works as a delegate for the task's specific input. When a runtime system fires an input instance, the instance can provide information of what task is waiting for the data and where the task is.
We define that the first output of a task is the main output, and the rest of it are minor outputs. The output task instances are the tasks for which data will be modified. Therefore, we use the task instance that represents the main output to do the real computation, while using the other task instances that represent inputs and minor outputs to keep track of data dependencies.
Protocol to create new tasks
We create eight types of task instances using the following rules. The rational behind the rules is that when all runtime systems look at the same input or output, they make an unanimous decision merely on the basis of a predefined static distribution without any communication. Note that the following cases of 1, 2-4, and 5-8 correspond to the main output, inputs, and minor outputs of a task, respectively.
1.
Owner. Each runtime system looks at a new task's main output. If the main output is assigned to a host or GPU on node i as decided by a static data distribution, only node i 's runtime system will create an owner task instance. An owner instance stores the complete information of the task (e.g., input, output, and the ready status of each input). 2. Native input. Each runtime system looks at an input of a new task. If the input and the task's main output are assigned to the same host or GPU (e.g., on node i ), only the runtime system on node i will create a native input task instance. The native input instance stores a pointer pointing to the task's owner instance. 3. Intranode alien input. Each runtime system looks at an input of a new task. If the input and the task's main output belong to the same node (e.g., on node i ) but different devices, only the runtime system on node i will create an intranode alien input task instance. The intranode alien input instance also stores a pointer pointing to the task's owner instance. 4. Internode alien input. Each runtime system looks at an input of a new task. If the input and the task's main output belong to different nodes, and the input is assigned to node i , only the runtime system on node i creates an internode alien input task instance. The internode alien input instance stores the location of the task's main output. 5. Native minor output. All runtime systems examine each minor output of a new task. If the minor output and the task's main output belong to the host or the same GPU on node i , the runtime system on node i will create a native minor output task instance. The task's owner instance stores a pointer pointing to the new minor output instance. 6. Sink minor output. If the minor output and the main output belong to different devices regardless of nodes, and suppose the minor output is assigned to node j , the runtime system on node j will create a sink minor output task instance. 7. Intra-node source minor output. If the minor output and the main output belong to different devices but on the same node, suppose the main output is assigned to node i , the runtime system on node i will create an intranode source minor output task instance. The intranode source minor output stores a pointer pointing to its corresponding sink instance. 8. Internode source minor output. If the minor output and the main output belong to different nodes, and suppose the main output is assigned to node i , the runtime system on node i will create an internode source minor output task instance. The internode source minor output stores the location of its corresponding sink instance.
Scalability evaluation
We perform weak scalability experiments to measure the capability of our program to solve potentially larger problems if there are more computing resources. Note that in the following experiments, we refer to our framework as 'Distri. GPUs'.
On clusters with both CPUs and graphics processing units.
First, we did experiments on the Keeneland system using all 12 CPU cores and all 3 GPUs on each node. Figure 10 shows how the performance of our distributed GPU framework scales as we increase the number of nodes and the matrix size simultaneously. Although there are 120 nodes on Keeneland, its batch scheduler only allows a job to use a maximum of 110 nodes. We vary the number of nodes from 1 to 100. As the number of nodes is increased by k, we increase the matrix size by p k. The single-node experiments take as input a matrix of size 34,560. Figure 10 (a) and (b) displays the total number of TeraFlops to solve the Cholesky factorization and the QR factorization, respectively. To show the possible maximum performance (i.e., upper bound) of our programs, we also display the performance of DGEMM and DSSRFB that are the dominant computational kernels of Cholesky factorization and QR factorization, respectively. We calculate the upper bounds by the following formula: Kernel UB D KernelPerf cpu N cores C KernelPerf gpu N gpus . To show the benefits of using GPUs, we also present the performance of the Intel MKL 10.3.5 ScaLAPACK library that uses CPUs only. In Figure 10 (a), the overall performance of our distributed GPU Cholesky factorization reaches 75 TFlops on 100 nodes, while MKL ScaLAPACK reaches 6.3 TFlops. In Figure 10 (b), the overall performance of our distributed GPU QR factorization reaches 40 TFlops on 100 nodes, while MKL ScaLAPACK reaches 9.2 TFlops. nodes. Ideally, the performance per node is a constant number in a weak scalability experiment. As shown in Figure 10 (c), our distributed GPU Cholesky factorization does not lose any performance from 1 node to 100 nodes. In Figure 10 (d), our distributed GPU QR factorization scales well from 4 nodes to 100 nodes. The performance per node on four nodes decreases by 0.03 TFlops (from 0.44 TFlops to 0.41 TFlops) because the tile QR factorization on a 2 2 process grid incurs much more messages than that on a process grid with P r D 1.
On clusters without graphics processing units.
We use the following experiments to test whether our framework can still provide high performance if the system is a conventional cluster with multicore CPUs only. We use the 12 CPU cores on each node to do experiments. Because there is no GPU involved, our runtime system on each node automatically use 11 cores for the real computation and 1 core for the MPI communication.
We compare our Cholesky and QR factorization programs with the Intel MKL 10.3.5 ScaLA-PACK library. We have tried both one-process-per-node and one-process-per-core configurations for the ScaLAPACK experiments. Experiments showed that one-process-per-node (i.e., each process is multithreaded) was slower than one-process-per-core. One of the reasons may be that the underlying multithreaded BLAS library in ScaLAPACK has not been tuned or optimized for the new multicore architectures. In the following ScaLAPACK experiments, we use one process per core and choose the best process grid.
We conducted weak scalability experiments with the Cholesky and QR factorizations, where the input size increases by p 2 whenever we double the number of nodes. The input size to a single-node experiment is equal to 34,560. In Figure 11 (a), the overall performance of the ScaLA-PACK Cholesky factorization is slower than our Cholesky factorization by 43% on 100 nodes. In Figure 11 (b), our QR factorization program and the ScaLAPACK QR factorization have comparable overall performance. Figure 11 (c) and (d) depicts the performance per node. In Figure 11 (c), our Cholesky factorization is scalable from 2 to 100 nodes. Its curve has a dip from one to two nodes because the runtime system on each node uses a dedicated core to do MPI communication (i.e., one twelfth less computing power). Similar to the Cholesky factorization, in Figure 11 (d), our QR factorization again scales well from 2 to 100 nodes. Because of its good scalability, our program eventually outperforms the Intel MKL ScaLAPACK QR factorization by 5% when the number of nodes is greater than 32. Note that we only use 11 out of 12 cores on each node to do the actual computation when more than one node is used.
On shared-memory multigraphics processing units.
To evaluate the performance of our framework on a shared-memory system with multicore CPUs and multiple GPUs, we compare our Cholesky factorization with StarPU 0.9.1 [20] on a single node of the Keeneland system. StarPU uses a dynamic scheduling runtime system to assign tasks to CPUs and GPUs to keep load balancing and reduce data transfers. The StarPU implementation of Cholesky factorization uses the same computational kernels as ours, which calls subroutines from the Intel MKL 10.3.5, CUBLAS 4.0, and MAGMA 1.0 libraries. With the help from the StarPU developers, we ported the StarPU Cholesky factorization to Keeneland and also tuned its performance thoroughly. Figure 12 shows the overall performance of our framework and StarPU 0.9.1 to solve Cholesky factorizations. All the StarPU experiments use nine CPU cores and three GPUs to do the real computation, and use the remaining three cores to manage the GPUs. By contrast, our implementation uses eight CPU cores and three GPUs to do the real computation because we also use an additional core to support CUDA communications. The performance data shows that our framework can rise to high performance more quickly than the StarPU program. When the matrix size is relatively small, our framework is much faster than StarPU (i.e., 250% times faster when N 6 7680 and 100% faster when N 6 12; 480). When the matrix size is sufficiently large (i.e., N > 26; 880), StarPU starts to be close to our framework.
On shared-memory multicore systems.
The fourth scenario is to apply our framework to shared-memory systems with CPUs only. In the following experiments, we compare our framework with two linear algebra libraries for multicore architectures: Intel MKL 10.3.5 and PLASMA 2.4.1 [11] .
We performed weak scalability experiments on a single node of the Keeneland system without using GPUs, where we increase the matrix size as we increase the number of cores. The matrix size is equal to (2000 N umberC ores) . The PLASMA experiments have used a tuned block size, a static scheduler, and an optimized numactrl policy. Figure 13 (a) and (b) presents the overall performance of Cholesky factorization and QR factorization, respectively. For Cholesky factorization, our program has a performance comparable with Intel MKL and is slightly better than PLASMA. For QR factorization, our program is slower than Intel MKL by 10%, but it still faster than PLASMA. The performance slowdown is partly because the dgemm kernel called by the Intel MKL QR factorization is faster than the dssrfb kernel called by our tile QR factorization by 8% on the Keeneland machine. Figure 13 (c) and (d) shows the performance-per-core data for the same experiments as displayed in Figure 13 (a) and (b) (i.e., Gflops per core D
Overall Gflops NumberCores
). From the performance of Gflops per core, we observe that PLASMA always provides the best performance when it uses one or two cores. This is because PLASMA uses a static scheduler that considers both load balancing and data locality while not incurring any runtime overhead. As the number of cores increases, the performance of both MKL and our factorizations starts to drop gradually. The slowdown of our factorizations may be caused by our runtime system's dynamic scheduling policy that allows each thread to always pick up the first task in the ready queue but ignores the data reuse between tasks. Our ongoing work is to add data affinity to the runtime system to improve data reuse on each thread.
On Nvidia Kepler graphics processing units.
We also do the same experiment on a heterogeneous GPU cluster with the relatively newer Nvidia Kepler K20 GPUs. On the K20 GPU-based cluster, each node runs a SUSE Linux OS and has one AMD Opteron 16-core Interlagos CPU processor and a single Nvidia Kepler GK110 GPU. Figure 14 shows the performance of our distributed Cholesky factorization. We vary the number of nodes from 1 to 32. As the number of nodes is increased by k, we increase the matrix size by p k. The single-node experiment takes as input a matrix of size 26,880. We set the size of GPU tiles to be 1920 for the Kepler GPUs. As shown in Figure 14 (a), our program can deliver 720 Gflops on a single node and 20.9 Tflops on 32 nodes. Figure 14 (b) shows good scalability of our program on Kepler GPUs in terms of performance per node.
Efficiency analysis
This subsection presents more details on where the total execution time goes and how efficient our distributed GPU framework is. We experimented with our heterogeneous Cholesky and QR factorizations on the Keeneland system using all 12 CPU cores and 3 GPUs on each node. Table I shows the total wall clock execution time to solve the factorizations, the computation time taken by the process that resides on the critical path, the MPI communication time, and the time taken to generate new tasks. In addition, we calculate the percentage of the noncomputation time (i.e.,
Total Computation Total
) to understand the efficiency of our runtime system. Ideally the noncomputation time should be zero so that there is no idle time and no runtime system overhead. From Table I , we can see that our noncomputation time is less than 10% in most cases and the runtime system executes efficiently. Table I , their sum is much greater than the total execution time. This implies that a lot of communication time has been hidden by computations. For instance, in QR factorization, the communication time on 64 nodes takes 41.4% of the total execution time. However, the noncomputation time is only 5.9% of the total time. Therefore, at least 86% ( Figure 15 . Effect of different virtual tile sizes. An experiment with the QR factorization that takes an input of 86; 016 86; 016 using 32 hybrid CPU-GPU nodes.
Effect of communication hiding. If we add the computation and the communication time together in

Effect of virtual tiles.
In the implementation of our QR factorization, we stack up v contiguous square tiles in the same column to form a virtual tile. A virtual tile is always allocated to the same host or GPU. Along each column from top to bottom, there is a data transfer for every two adjacent virtual tiles. Given a number of n square tiles in a tile column, the number of messages will decrease from n 1 to n v 1 if a virtual tile has v tiles. The virtual tile size v plays an important role in the program performance. When v becomes smaller, it will result in more communications. When v becomes larger, the load across different processes will become less balanced but the communication cost will be reduced. So we have adjusted the virtual tile size to attain the best performance.
We conducted experiments with the QR factorization on the heterogeneous Keeneland system to show the effect of the virtual tile size. In the experiments, we solve a matrix of size 86,016 on a 4 8 process grid using different tile sizes. Each tile is of 896 896, and a virtual tile is composed of v tiles. We can see that in Figure 15 , a single tile has the worst performance because of its high communication cost. When v is increased to 2, 3, or 4, the performance becomes better because the communication cost along each column has reduced by 1/2, 2/3, and 3/4, respectively. When v is greater than 4, the performance drops again because of the increased load imbalance between processes. In our weak scalability experiments with the QR factorization, we use v D 3 for a good performance.
RELATED WORK
There are a number of runtime systems developed to support multiple GPU devices on a sharedmemory system. StarPU develops a dynamic scheduling runtime system to execute a sequential code on the host CPUs and GPUs in parallel [20] and has been applied to the Cholesky, QR, and LU factorizations [22] [23] [24] . StarPU relies on a virtual shared memory to handle data transfers and reduce communications. Eigenmann et al. [25] proposed a new technique called computation splitting and used the pipelining technique to translate OpenMP programs to run on a host system attached with multiple GPUs. The generated pipelined code can automatically support computations with out-of-GPU datasets. SuperMatrix is another runtime system that supports shared-memory systems with multiple GPUs [26] . It uses several software cache schemes to maintain the coherence between the host RAM and the GPU memories to minimize communication. While SuperMatrix requires that GPUs take most of the computations, our framework can utilize all CPU cores and all GPUs on both shared-memory and distributed-memory systems.
StarSs is a programming model that uses directives to annotate a sequential source code to execute on various architectures such as SMP, CUDA, and Cell [27] . A programmer is responsible for specifying which piece of code should be executed on a GPU. Its runtime then executes the annotated code in parallel on the host and GPUs. It is possible to use the hybrid MPI/SMPSs approach to support clusters with multicore CPUs [28] .
There is also research work that supports parallel computations on distributed GPUs. Fatica uses CUDA to accelerate the LINPACK Benchmark [29] on heterogeneous clusters by modifying the original source code slightly. The revised code intercepts every DTRSM or DGEMM call and splits it into two calls to execute on both CPUs and GPUs, respectively. The calls to CPUs relies on setting OMP_NUM_THREADS to utilizes all CPU cores on the host. Differently, our distributed GPU framework allows every CPU core to execute tasks independently. Also, we use one MPI process per node, instead of one MPI process per GPU. In Fatica's experiments, both systems merely have a single GPU on each node.
Fogue et al. ported the PLAPACK library to GPU-accelerated clusters [30] . They require that CPUs compute the diagonal block factorizations, while GPUs compute all the remaining operations. They also store all data in GPU memories to reduce communication. In our method, we distribute a matrix across the host and GPUs and can utilize all CPU cores and all GPUs. Note that it is possible that the computational power of a host may be greater than that of a GPU such that the host needs to compute most of the work.
Charm++ is an object-oriented message-driven parallel language that uses a dynamic load balancing runtime system to map objects to processors dynamically [31] . It has been extended with a GPU manager to support clusters with GPUs [32] . Recently, a more generic Charm++ framework called G-Charm was designed to enable efficient execution of message-driven parallel applications on hybrid systems [33] . By contrast, we use a simpler domain-specific static data distribution method to minimize communication and achieve high performance.
Many researchers have already used static data distribution strategies on heterogeneous distributed-memory systems. Dongarra et al. designed an algorithm to map a set of uniform tiles to a 1-D collection of heterogeneous processors [34] . Robert et al. proposed a heuristic 2-D block data allocation to extend ScaLAPACK to work on heterogeneous clusters [35] . Lastovetsky et al. developed static distribution strategies that take into account both processor heterogeneity and memory heterogeneity [36] and recently added GPU support for 'highly heterogeneous' clusters [37] . Our work targets clusters of nodes that consist of the same type of CPUs and same type of GPUs, and uses a simple multi-level 2-D block cyclic distribution method.
CONCLUSION
As the trend of adding multiple GPUs to each node to deliver high performance continues, it is important to start to design new parallel software on the heterogeneous architectures. In consideration of the increasing number of cores per CPU, the new software should also be able to support computations on both CPU cores and GPUs. We present a new framework to solve dense matrix problems on large-scale GPU-based clusters.
To attain high performance, we focus our framework design on minimizing communication, maximizing the degree of task parallelism, accommodating the processor heterogeneity, hiding communication, and keeping load balance. Our framework essentially consists of a static multilevel data distribution method, a class of heterogeneous tile algorithms, a decentralized runtime system, and a distributed task assignment protocol. The runtime system is multithreaded and comprises a set of CPU compute threads, a set of GPU compute threads, a task generation thread, an MPI communication thread, and a CUDA communication thread.
Our experiments with the Cholesky and QR factorizations on the heterogeneous Keeneland system demonstrate efficient scalability in all four different scenarios: clusters with and without GPUs, and shared-memory systems with and without GPUs. Our future work along this line is to apply the approach to sparse matrix problems, two-sided matrix factorizations, data-intensive applications, and computational fluid dynamics.
